A simple version of a multifunction timing discriminator using only two integrated circuits is presented. It can be configured as a leading edge, a constant fraction, a zero cross or a dual threshold timing discriminator. Since so few parts are used, it is well suited for building multichannel timing discriminators. Two versions of this circuit are described: a quadruple multifunction discriminator and an octal constant fraction trigger. The different compromises made in these units are discussed. Results for walk and jitter obtained with these are presented and possible improvements are discussed.
Introduction
The Plastic Ball Experiment at the Bevalacl)
is an experiment which uses a 4i detector to look at all particles coming from reactions with relativistic heavy ions. To trigger the Plastic Ball a trigger counter--the plastic wall--was built. It consists of 160 plastic scintillators coupled to photomultipliers. A trigger signal is generated using timing signals from the plastic wall. To make these timing signals independent from the widely varying amplitudes, a constant fraction trigger2) had to be used. Therefore, for this application, a very simple, low cost and low power circuit suitable for dense packing had to be developed.
Basic Concept
The original circuit of the constant fraction trigger2) can now be implemented with a minimum of Integrated Circuits (IC). It needs basically two fast comparator ICs, a coincidence, a oneshot IC and a line driver IC. The coincidence can be implemented as a wired AND connection if ECL is used, as in Fig. 1 The block diagram of a quad constant fraction trigger using the SP9687 and the MC10130 is given in Fig. 2 . Since there are two comparators per discriminator channel in this design, a flexible arrangement of the input connections of these two comparators was chosen. This allows configuration of the inputs of the comparators to implement some of the many schemes to derive timing information from fast analog pulses. The input network was placed on a IC header plug-in, which allows setting up of different input connections very easily. An input network arrangement with switches similar to the design of Ref. (4) would have taken too much space. Here the wired AND connection at the outputs of the comparators acts as a coincidence. Since this produces the AND condition only for negative going ECL signals, the input connections to the comparators have to be made accordingly. The detailed circuit diagram of the quad constant fraction discriminator is given in Fig. 3 . The wired AND connection at the comparator output triggers one half of the MC10130 dual latch. When it has been set, a capacitor which was clamped to -.8 V by a PNP emitter follower (Q3) is charged positive by a current source. When the voltage there reaches -.4 V which is translated to ECL levels via a NPN (Q1) emitter follower, it resets the latch and discharges the capacitor to -.8V again.
The second half of the MC10130 is used to clip the wide dead time pulse coming from the first half to 15 nsec width. The outputs of both stages drive pnp emitter followers which translate the dead time pulse (one output) and the clipped pulse (two outputs) to NIM levels. Each of the four channels has individual adjustments for the leading edge discriminator threshold, the zero cross discriminator offset control and the dead time. There is an inspect output on the zero cross discriminator to set the zero cross discriminator offset reliably. As a convenience to the user a blinker stage has been added, consisting of a TTL oneshot (96LS02) and a LED. This produces light flashes of 10 ms duration whenever the channel has fired, allowing easy visual inspection. The unit uses 650 mA at -5 V and 250 mA at +5.0 V.
To work as a constant fraction discriminator, the appropriate plug-in given in Fig. 2 has to be used, and a delay cable of a length of t delay = t rise x (1 fraction) has to be connected between the CF delay connectors (for a full discussion see Ref. 2) . For the leading edge trigger the leading edge plug-in given in Fig. 2 plug-in in Fig. 2 is shown assuming a bipolar wave form with the negative lobe leading. The inputs to the zero cross comparator are reversed compared to the constant fraction trigger, and a delay cable equal to the time from the negative peak of the input pulse to its zero crossing has to be connected between the delay connectors.
The schematic of the octal constant fraction discriminator is given in Fig. 4 . Here the constant fraction delay is obtained by using a lumped constant tapped delay line, fed at the tap and terminated at both ends. The off-set adjustment of the zero cross comparator is done with a gated base line restorer This is built with CA3080 transconductance amplifier gated off when the leading edge comparator fires. In its active state it forces the output of the zero cross comparator to -1.3 V, i.e., the threshold voltage of the following MC10130 latch. The dead time and clip stages use the same circuit connections as the dead time stage in the quad constant fraction trigger. The CLIP stage is triggered by the differentiated leading edge of the dead time pulse.
The output stages are "complementary transistor current sources" built with PNP and NPN transistors. These stages draw no standing current, and can sink up to 40 mA in the active state. To make the "wall box" more useful as a trigger device, an OR output of the clipped pulses of all channels is provided, as well as a current sum output which sinks 4 mA per fired channel with an internal termination of 50 Q. Also a disable input is provided which will inhibit the clip stages with a negative pulse.
In the Plastic Ball experiment, the amplitudes of the signals going into these wall boxes had to be measured also. Therefore, AC coupled emitter followers were placed in parallel with the discriminator inputs. Their outputs can be connected to external ADCs.
Performance
As already discussed elsewhere5) walk and jitter of these discriminators depend mainly on the characteristics of the comparators. The choice of the SP9687 resulted in a walk of less than 100 ps for input signals between -50 mV and -3 V6). The quad constant fraction trigger as described here displayed a jitter of less than 20 ps for pulses larger than -1 V. Double pulse resolution was 20 ns. To check what improvements could be obtained by using ECL III devices, a prototype discriminator with a SP9687 was built, using a 16F60 as the coincidence and a 11C70 flip flop wired as a oneshot the same way as the 10130. This improved the walk by 20% and reduced jitter to less than 10 ps, at a double pulse resolution of 5 ns7).
Further improvements seem presently possible only by building faster comparators than the SP9687 which requires very fast transistors (f > 10GHz).
Especially the performance with very narrow input pulses (< 1 ns) can only be improved with faster comparators was well as a faster oneshots. It is obvious that this requires much more effort than using presently available ICs which seem to be adequate for most applications.
